

## 2<sup>nd</sup> Generation AMD EPYC™ Processors: Balanced Memory Reference Guide

### Tech Note by

Matt Ogle  
Trent Bates  
Andres Fadul

### Summary

Understanding how to configure balanced memory on a PowerEdge server running 2<sup>nd</sup> Generation AMD EPYC™ Processors is critical for securing high memory bandwidth and low memory access latency.

This tech note explains the required guidelines that must be obeyed to achieve balanced memory, as well as supporting tables and illustrations for visual clarity.

When DIMMs are populated in an unbalanced fashion, memory bandwidth can be significantly reduced from its maximum potential. PowerEdge customers seeking maximum memory bandwidth and minimized memory access latency should populate DIMMs in a balanced configuration, or a near balanced configuration if balanced cannot be implemented. Populating memory in accord with the guidelines in this technote will ensure optimized performance.

### Guidelines for Balanced Memory

- Balanced Configuration
  - Populate all memory channels with one or two DIMMs for best performance; a total of eight or sixteen DIMMs per CPU
- Near Balanced Configuration
  - Populate four or twelve DIMMs per CPU
  - Populate DIMMs in correct assembly order (see Figure 1)
- All CPU and DIMM parts must be identical
- All server sockets should have identical memory configurations

### Assembly Order




Figure 1: DIMM population order, starting with A1 and ending with A16

\* If you are interested in reading the full white paper on balanced memory, please click [here](#)



**PowerEdge DfD Repository**  
For more technical learning



**Contact Us**  
For feedback and requests



**Follow Us**  
For PowerEdge news