

Statement of Volatility - Dell EMC PowerEdge R650

Dell EMC PowerEdge R650 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R650 server.

Item	Non-Volatile	Quantity	Reference Designator	Size
	or Volatile			
Planer				
PCH Internal CMOS	Non-Volatile	1	U_PCH1	256 Bytes
RAM				
BIOS SPI Flash	Non-Volatile	1	U34	32 MB
BIOS Data SPI Flash	Non-Volatile	1	U33	4 MB
iDRAC SPI Flash	Non-Volatile	1	U94	4 MB
BMC EMMC	Non-Volatile	1	U15	8 GB
iDRAC DDR4	Volatile	1	U5	8Gb
System CPLD RAM	Volatile	1	U_CPLD1	432 Kb
System CPLD RAM	Non-Volatile	1	U_CPLD1	448 Kb
System Memory	Volatile	Up to 16 per CPU	CPU1: A1~16, CPU2: B1~B16	Up to 256GB per DIMM
System Memory-BPS	Non-Volatile	Up to 8 per CPU	CPU1: A14/A10/A16/A12/A11/A15/A 9/A13 CPU2: B14/B10/B16/B12/B11/B15/B 9/B13	Up to 512GB per DIMM
System Memory- NVDIMM	Non-Volatile	Up to 6 per CPU	CPU1: A14/A10/ A12/A11/A9/A13 CPU2: B14/B10/B12/B11/B9/B13	Up to 16GB per DIMM
CPU Vcore and VSA	Non-Volatile	1 for CPU1,	U523	16KB
Regulators		1 for CPU2	U532	
Memory VDDQ	Non-Volatile	1 for CPU1,	U541	16KB
Regulators		1 for CPU2	U548	
2 x 2.5" Universal SAS	S/SATA/PCle Rear	r Backplane		
SEP internal flash	Non-Volatile	1	U47	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U47	256 Bytes
4 x 3.5" SAS/SATA fro	ont Backplane	1		
SEP internal flash	Non-Volatile	1	U46	4Mbit in-chip SPI Serial Flash
Backplane External FRU	Non-Volatile	1	U46	256 Bytes
8 x 2.5" SAS/SATA fro	ont Backplane			
SEP internal flash	Non-Volatile	1	U46	4Mbit in-chip SPI Serial Flash

Item	Non-Volatile or Volatile	Quantity	Reference Designator	Size			
Backplane External FRU	Non-Volatile	1	U46	256 Bytes			
10 x 2.5" Universal SA	10 x 2.5" Universal SAS/SATA/NVMe front Backplane						
SEP internal flash	Non-Volatile	1	U14	4Mbit in-chip SPI Serial Flash			
Backplane FRU	Non-Volatile	1	U14	256 Bytes			
H745 fPERC (Internal	Controller)						
SDRAM	Volatile	4	U1077~U1080	4GB			
NV Flash	Non-volatile	1	U1100	32Gb			
BMU	Non-Volatile	1	U1090	180KB			
SPI Flash	Non-Volatile	1	U1086	128Mb			
NVSRAM	Non-volatile	1	U1087	128KB			
FRU	Non-volatile	1	U1019	2Kb			
SPD	Non-volatile	1	U22	2Kb			
CPLD	Non-volatile	1	U1088	64kb			
MCU (Cordova)	Non-volatile	1	U1113	8KB			
H755/H755N fPERC (I	Internal Controlle	r)					
SDRAM	Volatile	9	U1077~U1085	8GB			
NV Flash	Non-volatile	1	U1100	512Gb			
BMU	Non-Volatile	1	U1126	180KB			
SPI Flash	Non-Volatile	1	U1086	128Mb			
NVSRAM	Non-volatile	1	U1087	128KB			
FRU	Non-volatile	1	U1019	2Kb			
SPD	Non-volatile	1	U22	2Kb			
CPLD	Non-volatile	1	U1088	64kb			
MCU (Cordova)	Non-volatile	1	U41	8KB			
H345 fPERC (Internal							
SPI Flash	Non-Volatile	1	U2	256Mb			
NVSRAM	Non-volatile	1	U5	128KB			
CPLD	Non-volatile	1	U7	24Kb			

FRU RMC MCU (Cordova) H355 fPERC (Internal SPI Flash FRU CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD MCU MCU MCU MCU MCU	Non-volatile Non-volatile Non-volatile Non-volatile Non-volatile	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	U8 U9 U41 U2 U5 U23 U41 U3	64Kb 64Kb 8KB 128Mb 2Kb 24kb 8KB 128KB			
MCU (Cordova) H355 fPERC (Internal SPI Flash FRU CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile Non-volatile	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	U2 U5 U23 U41 U3	128Mb 2Kb 24kb 8KB 128KB			
H355 fPERC (Internal SPI Flash FRU CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	U2 U5 U23 U41 U3	128Mb 2Kb 24kb 8KB 128KB			
SPI Flash FRU CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-Volatile Non-volatile Non-volatile Non-volatile Non-volatile Non-volatile Non-volatile Non-volatile	1 1 1 1	U5 U23 U41 U3	2Kb 24kb 8KB 128KB			
FRU CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile Non-volatile Non-volatile Non-volatile rnal controller) Non-Volatile Non-volatile	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	U5 U23 U41 U3	2Kb 24kb 8KB 128KB			
CPLD MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile Non-volatile Non-volatile rnal controller) Non-Volatile Non-volatile	1 1 1	U23 U41 U3	24kb 8KB 128KB			
MCU NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile Non-volatile rnal controller) Non-Volatile Non-volatile	1 1	U41 U3	8KB 128KB			
NVSRAM HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-volatile rnal controller) Non-Volatile Non-volatile	1	U3	128KB			
HBA355i fPERC (Inter SPI Flash FRU CPLD	Non-Volatile Non-volatile	1					
SPI Flash FRU CPLD	Non-Volatile Non-volatile		U2	128Mb			
FRU CPLD	Non-volatile		U2	128Mb			
CPLD		1					
	Non-volatile		U5	2Kb			
MCU		1	U23	24kb			
	Non-volatile	1	U41	8KB			
•	HBA355E Adapter PERC (External controller)						
SPI Flash	Non-Volatile	1	U2	128Mb			
FRU	Non-volatile	1	U5	2Kb			
CPLD	Non-volatile	1	U23	24kb			
H840 Adapter PERC (External Controller)							
SDRAM	Volatile	9	U1077~U1085	8GB			
NV Flash	Non-volatile	1	U1100	64Gb			
BMU	Non-Volatile	1	U1090	180KB			
SPI Flash	Non-volatile	1	U1098	128Mb			
NVSRAM	Non-volatile	1	U1087	128KB			
FRU	Non-volatile	1	U1019	2Kb			
SPD	Non-volatile	1	U22	2Kb			
CPLD	Non-volatile	1	U1088	64kb			
Left Status CP							
Microcontroller	Non-Volatile	1	U_TINY	8KB			
Left Titan2							
Microcontroller	Non-Volatile	1	USAM7	2MB Flash in chip			

TPM							
Trusted Platform	Non-Volatile	1	U2	128 Bytes			
Module (TPM)							
Right FIO 1U Package							
SPI Flash	Non-Volatile	1	U2	32 Mb			
IDSDM							
iDSDM (uSD1, uSD2)	Non-Volatile	2	J1, J2	16GB, 32GB, 64GB			
SPI Flash	Non-Volatile	1	U2	8Mb			
BOSS							
RAID controller external SPI FLASH	Non-Volatile	1	U17	8Mb			
CPLD	Non-Volatile	1	U1120	256Kb			
MCU (Cordova)	Non-volatile	1	U1113	8KB			
FRU	Non-Volatile	1	U_BOSS_EEPROM	2Kb			
LCD Bezel							
Microcontroller	Non-Volatile	1	IC1	256KB			
PSU							
DELTA PSU							
MCU	Non-volatile	2	IC805, IC703	64KB			
EEPROM	Non-volatile	1	IC601	2KB			
ARTESYN PSU							
Primary MCU	Non-volatile	1	U317	64KB			
Secondary MCU	Non-volatile	1	U315	128KB			
DCDC MCU	Non-volatile	1	U301	32KB			
Liteon PSU							
Primary MCU	Non-volatile	1	IC050	64K			
Secondary MCU	Non-volatile	1	IC900	128K			
LOM							
SPI FLASH	Non-volatile	1	U_LOM	8MB			
R1A	R1A						
MCU	Non-volatile	1	U1	8kB			
R1D-paddle	R1D-paddle						
MCU	Non-volatile	1	U1	8kB			
R2A							
MCU	Non-volatile	1	U1	8kB			
R2B							

MCU	Non-volatile	1	U1	8kB		
R3A						
MCU	Non-volatile	1	U1	8kB		
R4D	R4D					
MCU	Non-volatile	1	U1	8kB		
STD/LC RIO						
MCU	Non-volatile	1/1	U6	8kB		

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Planer			
PCH Internal CMOS RAM	Battery-backed CMOS RAM	No	Real-time clock and BIOS configuration settings
BIOS SPI Flash	SPI Flash	Yes	Boot code, system configuration information, UEFI environment, Flash Disceptor, ME
BIOS Data ROM SPI Flash	SPI Flash	No	4MB Data SPI ROM storage BIOS setting.
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (boot loader), server management persistent store (i.e. iDRAC boot variables), and virtual planar FRU
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware, IDRAC MAC Address, and EPPID, rac log, System Event Log, lifecycle log cache
iDRAC DDR4	RAM	Yes	iDRAC RAM
System CPLD RAM	RAM	No	Not utilized
System Memory	RAM	Yes	System OS RAM
System Memory-BPS	BPS	Yes	System OS RAM App direct
System Memory-NVDIMM	NVDIMM	Yes	System OS RAM App direct
Memory VDDQ, CPU Vcore and VSA Regulators	OTP (one time programmable)	No	Operational parameters
2 x 2.5" Universal SAS/SATA 4 x 3.5"; 8 x 2.5" SAS/SATA;	•	TA/NVMe front Backplane	
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
Backplane External FRU	I2C EEPROM	No	FRU

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write	Purpose? (e.g. boot code)
		data to it during normal operation?	
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
NV Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
SPI Flash	SPI Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
MCU (Cordova)	EEPROM	No	PCIe Bifurcation information to system iDRAC
BMU	Integrated Flash+EEPROM	No	Battery Management control
H840 Adapter PERC (Ex			
NVSRAM	NVSRAM	No	Configuration data
FRU	EEPROM	No	Card manufacturing information
SPD	EEPROM	No	Memory configuration data
NV Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
SPI Flash	SPI Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
HBA355i fPERC (Intern	al controller)		
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
MCU (Cordova)	EEPROM	No	PCIe Bifurcation information to system iDRAC
HBA355E Adapter PER			T
FRU	EEPROM	No	Card manufacturing information
SPI Flash	SPI Flash	No	Card firmware
CPLD	Flash	No	Power sequencing and Cache Offload
Left Status CP	Tel 1	l Ni	D.1. II. II. 10: 155
Microcontroller	Flash	No	Driving Health and Status LED
Left Titan2			

Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Microcontroller	SPI Flash	No	For field maintenance. Have License, Service Tag and system information. Driving health and status LEDs
TPM			
Trusted Platform Module (TPM)	EEPROM	Yes	Storage of encryption keys
Right FIO 1U Package 1			
SPI Flash	SPI Flash	No	EasyRestore functionality contains Service Tag, Copy of SEL logs
IDSDM			
iDSDM (uSD1, uSD2)	NAND Flash	Yes	Provides mass storage
SPI Flash	SPI Flash	SPI flash is only indirectly connected to iDRAC. iDRAC can read any address in the SPI flash, but may only write the primary firmware storage area as a part of a firmware update procedure.	Boot firmware storage, configuration and state data for IDSDM.
BOSS			
SPI FLASH	FLASH EEPROM	No	Boot code, FW
FRU	FLASH EEPROM	No	Card manufacturing information
LCD Bezel			
Microcontroller	Internal Flash	No	bootloader and s/w implementation of LCD command set
PSU			
MCU	Internal Flash	Yes	Boot code, FW
FRU	EEPROM	No	PSU information
LOM	_		
SPI FLASH	SPI Flash EEPROM	Yes	Firmware
R1A/R1D-paddle/R2A/R2B	_		
MCU	Flash ROM	No	Riser information
STD/LC RIO			
MCU	Flash ROM	No	Rear IO information

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
Planer			
PCH Internal CMOS RAM	BIOS	N/A – BIOS only control	1) Set NVRAM_CLR
			jumper to clear BIOS
			configuration settings at
			boot and reboot system.
			2) Power off the system,
			remove coin cell battery

Item	How is data input to this	How is this memory write	How is the memory
	memory?	protected?	cleared? for 30 seconds, replace
			battery and then power
			back on.
			3) Restore default
			configuration in F2 system
			setup menu.
BIOS SPI Flash	SPI interface via PCH	Software write protected	Not possible with any
		,	utilities or applications
			and system is not
			functional if corrupted or
			removed.
BIOS Data SPI Flash	SPI interface via PCH	Software write protected	Not possible with any
			utilities or applications
			and the system is not
			functional if BIOS SPI is
			corrupted or removed.
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC	The user cannot clear
		subsystem firmware	memory completely.
		actively controls sub area	However, user data,
		based write protection as	lifecycle log and archive,
		needed.	SEL, and fw image
			repository can be cleared
			using Delete
			Configuration and Retire System, which can be
			accessed through the
			Lifecycle Controller
			interface.
BMC EMMC	NAND Flash interface via	Embedded FW write	The user cannot clear
BINIC ZIVIIVIC	iDRAC	protected	memory completely.
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	However, user data,
			lifecycle log and archive,
			SEL, and fw image
			repository can be cleared
			using Delete
			Configuration and Retire
			System, which can be
			accessed through the
			Lifecycle Controller
			interface.
Memory VDDQ, CPU Vcore	Once values are loaded	There are passwords for	The user cannot clear
and VSA Regulators	into register space a cmd	different sections of the	memory.
	writes to nvm.	register space	
System CPLD RAM	Not utilized	Not accessible	Not accessible
System Memory	System OS	OS Control	Reboot or power down
			system
System Memory-BPS	System OS	OS Control	OS Control/System BIOS
System Memory-NVDIMM	System OS	OS Control	OS Control/System BIOS
Internal USB Key	USB interface via PCH. Accessed via system OS	No write protected	Can be cleared in the system OS
Trusted Platform Module	Using TPM Enabled	SW write protected	F2 Setup option
(TPM, TPM 2.0 only)	operating systems	p. 010000	
2.0 Omyj	1 ' ' '		

2 x 2.5" Universal SAS/SATA/NVMe Rear Backplane

 4×3.5 "; 8×2.5 " SAS/SATA; 10×2.5 " Universal SAS/SATA/NVMe front Backplane

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
SEP internal flash	I2C interface via iDRAC	Program write protect bit	The user cannot clear memory.
Backplane External FRU	Programmed at ICT during production.	No write protected	The user cannot clear memory.
H345/H355/H745/H755/H75	5N fPERC (Internal Controller)	and H840 Adapter PERC (Ext	ernal Controller)
NVSRAM	ROC writes configuration data to NVSRAM	no write protected. Not visible to Host Processor	User cannot clear the memory.
FRU	Programmed at ICT during production.	no write protected	User cannot clear the memory.
SPD	Pre-programmed before assembly	no write protected. Not visible to Host Processor	User cannot clear the memory.
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protected. Not visible to Host Processor	User cannot clear the memory.
Backup Flash	FPGA backs up DDR data to this device in case of a power failure	no write protected. Not visible to Host Processor	Flash can be cleared by powering up the card and allowing the controller to flush the contents to VDs. If the VDs are no longer available, cache can be cleared by going into controller BIOS and selecting Discard Preserved Cache.
SDRAM	ROC writes to this memory - using it as cache for data IO to HDDs	no write protected. Not visible to Host Processor	Cache can be cleared by powering off the card
HBA355i fPERC (Internal Cont	roller) and HBA355E Adapter	PERC (External Controller)	
NVSRAM	ROC writes configuration data to NVSRAM	no write protected. Not visible to Host Processor	User cannot clear the memory.
FRU	Programmed at ICT during production.	no write protected	User cannot clear the memory.
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	no write protected. Not visible to Host Processor	User cannot clear the memory.
Left Status CP			
Microcontroller	I2C via iDRAC	Hardware strapping	User cannot clear the memory.
Left Titan2			
Microcontroller	SPI interface via iDRAC	Hardware strapping	User cannot clear the memory.
TPM			
Trusted Platform Module (TPM)	Using TPM Enabled operating systems	SW write protected	F2 Setup option
Right FIO 1U Package 1			
SPI Flash	SPI interface from iDRAC to Right Cntl Panel	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.	The user cannot clear memory.
IDSDM	•		

Item	How is data input to this	How is this memory write	How is the memory
:DCDM (CD1CD2)	memory? device resides in host	protected?	cleared?
iDSDM (uSD1, uSD2)		physical write protect	(1) card may be physically removed and destroyed
	domain; they are exposed	switch on ACE card	or cleared via standard
	to the user via an		means on a separate
	internally connected, non-		computer OR
	removable USB mass		(2)User has access to the
	storage device		card in the host domain
			and may clear it manually
SPI Flash	User can initiate a	There is no mechanism	iDRAC may issue a clear
	firmware update of the	provided to iDRAC to write	command to erase all
	IDSDM device.	any SPI NOR area outside	contents of the SPI NOR,
		of the primary IDSDM	but doing this will leave
		firmware region.	the IDSDM non- functional.
BOSS		<u> </u>	Turictional.
SPI FLASH	By programming the	N/A	Use Flash tool, type
	image via firmware update	1.4	"go.nsh w y"
	process		,
TFRU	During Manufacturing, by	N/A	By writing to Flash
TIKO	programming the image	IN/A	by writing to riasii
	1		
	via firmware update		
	process.		
	During runtime, by I2C		
	Proprietary Command		
	Protocol		
LCD Bezel	I., , , ,	I	
Microcontroller	Updated as part of secure	Writes are only allowed as	not user clearable.
	iDRAC software update.	part of secure iDRAC	
	Configuration parameters	update	
	can change only as part of		
	iDRAC update		
PSU	The date to flesh ste Dell	CM	Defense Common de La
MCU	The data is flash via Dell Update Package(DUP)	SW write protected	Before firmware update, the memory will be clear.
FRU	During Manufacturing, by	SW write protected	User cannot clear the
	programming the image		memory.
	via firmware update		
	process		
LOM			
SPI FLASH	The data is flash via Dell	Reserving write protection	User cannot clear the
	Update Package(DUP)	function for HW design.	memory.
R1A/R1D-paddle/R2A/R2B/R3	BA/R4D		
MCU	The data is flash via iDRAC	No write protected. Not	User cannot clear the
	auto update	visible to Host Processor	memory.
STD/LC RIO			
MCU	The data is flash via iDRAC	No write protected. Not	User cannot clear the
	auto update	visible to Host Processor	memory.
	auto update	visible to Host Processor	memory.

12 - 2021

© 2021 Dell Inc. or its subsidiaries. All rights reserved. Dell, EMC, and other trademarks are trademarks of Dell Inc. or its subsidiaries. Other trademarks may be trademarks of their respective owners.